Skip to content

Day 13: SystemVerilog for Design

Week 4 · Session 13 of 16

Daily Plan

Session timeline & instructor notes

View plan

Lab Guide

4 exercises · hands-on

View lab

Pre-Class Quiz

Self-check questions

Take quiz

Notebooks

Lab notebook · lecture notebook

Lab Notebook

Lecture Notebook

Pre-Class Video Segments

Segment 1: Why SystemVerilog

Video coming soon

This segment has not been recorded yet.

View Slides

Segment 2: The logic Type

Video coming soon

This segment has not been recorded yet.

View Slides

Segment 3: Intent-Based always_*

Video coming soon

This segment has not been recorded yet.

View Slides

Segment 4: enum · struct · package

Video coming soon

This segment has not been recorded yet.

View Slides

Lecture Code Examples

Code shown during the pre-class video. Use these as reference when working on the lab exercises.